Please	type a	plus ș	ign (+)	inside	this	box_	>	+
--------	--------	--------	---------	--------	------	------	---	---

J	PTO.	/SB/(B8C	(08-00)

Approved for use through 10/31/2002. OMB 0851-0031

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449B/PTO						A MA TRUTTO		
				Complete if Known				
INFC	RMATIO	N DIS	CLOSURE	Application Number	Unassigned			
STATEMENT BY APPLICANT			DDI ICANT	Filing Date	Herewith			
Ų .,,		DIA	PPLICANT	First Named Inventor	Devlin, Malachy			
				Group Art Unit	Unassigned			
(use as many sheets as necessary)		Examiner Name	Unassigned					
Sheet		of	<u> </u>	Attorney Docket Number	24220 00044040			

	-	OTHER PRIOR ART NON PATENT LITERATURE DOCUMENTS					
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T				
M	0001	*EL7556BC Integrated Adjustable 6 Amp Synchronous Switcher,* Elantec Semiconductor, Inc. data sheet, August					
1	0002	Devlin, Malachy, et al., "DIME - The first module standard for FPGA based High Performance Computing," Proceedings of FPL'99, Glasgow, UK Sept. 1999, published as Springer LNCS 1673, 6 pages.	-				
	0003	*MAX4598 Low-Voltage, Combination Single-Ended 8-to-1/Differential 4-to-1 Multiplexer,* Maxim Integrated Products data sheet, October 1998, pp. 1-12.	\vdash				
	0004	*DIME Module, Physical Level 0 Specification - Issue 4 NT301-0001,* Nallatech Ltd. data sheet, November 23, 2000, pp. 1-21.					
	0005	*Distributed DSP Processing, Level 1 Implementation of the DIME Module Standard NT301-0002,* Nailalech Ltd.					
al 0006		"Virtex" -E 1.8 V Field Programmable Gate Arrays," Xilinx DS022 (v 1.2) Advance Product Specification, January 28, 2000, pp. 1-190.					
			•				
	ł		-				

Examiner Signature	DON	Œ	Date Considered	(/12/1944
'EYAMINED L			Journaldered	

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Patents, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for 60070291 v1

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language Translation is attached.



ELECTRONIC INFORMATION DISCLOSURE STATEMENT

Electronic Version v18
Stylesheet Version v18.0

Title of Invention Method of Providing Power to Field Programmable Gate Array Modules

Application Number:

10/699366

Confirmation Number:

3016

First Named Applicant:

Malachy Devlin

Attorney Docket Number: 21230-000110US

Art Unit:

2819

Examiner:

Don P. Le

Search string:

(4348636 or 6625073 or 6351827 or 6242943

or 5790469 or 20020049941).pn.

US Patent Documents

Note: Applicant is not required to submit a paper copy of cited US Patent Documents

init	Cite.No.	Patent No.	Date		7		
W	4			Patentee	Kind	Class	Subclass
		4348636	1982-09-07	Doundoulakis]		
<u> </u>	2	6625073	2003-09-23	Beffa			
	3	6351827	2002-02-26	Co et al.			
	4	6242943	2001-06-05	El-Ayat			•
-44	5	5790469	1998-08-04	Wong			

US Published Applications

Note: Applicant is not required to submit a paper copy of cited US Published Applications

init	C4- N-						
	Cite.No.	Pub. No.	Date	Applicant	Kind	Class	Subclass
M	1	20020049941	2002-04-25	Lunde et al.		Olass	Subclass
							1

Signature

Examiner Name	Date
UIN F	Chellen
	<u> </u>